Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🛡️ RISC-V Security
Hardware Extensions, PMP, Secure Enclaves, Open Security
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
27808
posts in
17.0
ms
Greasing
Linux Auth: Hardware-Backed Authentication with PAM+
TPM2
blog.prizrak.me
·
1d
·
Discuss:
Hacker News
🔒
Hardware Attestation
SAILOR
: A Scalable and Energy-Efficient Ultra-Lightweight
RISC-V
for IoT Security
arxiv.org
·
1d
🔐
RISC-V Cryptography
MCP Security in 2026: Lessons From Real
Exploits
and Early
Breaches
hackernoon.com
·
10h
🔓
Hacking
The
RISC
Concept - A Survey of
Implementations
inf.fu-berlin.de
·
3d
🧩
RISC-V
Running
Mainline
Linux, U-Boot, and Mesa on
Rockchip
: A year in review
collabora.com
·
19h
·
Discuss:
Hacker News
🧲
RISC-V Preservation
Xous
security focused open source on
22nm
custom silicon
crowdsupply.com
·
11h
·
Discuss:
Hacker News
⚡
Homebrew CPUs
The Family Laptop Trap:
Unmasking
a Go-Based
Crypto-Heist
infosecwriteups.com
·
22m
🔓
Hacking
The
Swiss
Army
knife
PC
fanlesstech.com
·
4h
·
Discuss:
Blogger
🇳🇱
Dutch Computing
Valuable
News
vermaden.wordpress.com
·
13h
🔌
Operating system internals
Framework 16
Gen1
Seeing Coreboot + AMD
openSIL
Port, Framework 13 AMD
Gen1
To Follow
phoronix.com
·
16h
🔌
Operating system internals
AMD announces Ryzen AI 400 Series desktop chips with Zen 5, RDNA 3.5, and an
XDNA
2
NPU
techspot.com
·
19h
🖥️
Modern CPU
LLVM 22.1 Released With Backend,
LLDB
, and
ThinLTO
Updates
linuxiac.com
·
19h
🏭
Compiler Backends
AlmaLinux
: From Firmware Preparation to Continuous
Auditing
lbcristaldo.hashnode.dev
·
3d
·
Discuss:
DEV
🔒
Secure Boot
The
64-bit
Hurd
is Here!
guix.gnu.org
·
1d
🔌
Operating system internals
Kernel
prepatch
7.0-rc2
lwn.net
·
1d
🖥️
Modern CPU
Right-sizes
LLM models to your system's RAM,
CPU
, and GPU
news.ycombinator.com
·
23h
·
Discuss:
Hacker News
⚡
Cache Theory
CryptRISC
: A Secure RISC-V Processor for High-Performance
Cryptography
with Power Side-Channel Protection
arxiv.org
·
6d
🔐
RISC-V Cryptography
ad-si/Brillo: Painless 2D vector graphics, animations, and simulations powered by
GLFW
(Fork of
gloss
)
github.com
·
4h
🖥️
Terminal Renaissance
Advancing
vRAN
Economics with AMD
EPYC
8005 Server CPUs
storagereview.com
·
13h
🖥️
Modern CPU
State of
Knuckledragger
III: Kernel Changes,
Symbolic
Union, AI, and more
philipzucker.com
·
1d
⚔️
Lean Tactics
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help